MB90V540G Datasheet, Fujitsu Media Devices

* Clock Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation .

The instruction set by F2MC-16LX CPU core inherits an AT architecture of the F2MC* family with additional instruction s.